搜索资源列表
ref-sdr-sdram-vhdl
- 基于VHDL编写的SDR-SDRAM控制器的编程,目前是业界常用的RAM控制器-VHDL prepared based on the SDR-SDRAM controller programming, is now commonly used in industry RAM controller
20060510191318991
- ALTERA公司DDR ram controller资料-ALTERA company DDR ram controller information
ram
- 存储器模块生成,采用16位数据总线,5位读写地址总线,异步清零!-Memory modules generated, using 16-bit data bus, 5 to read and write address bus, asynchronous Clear!
VHDL
- 采用VHDL语言设计一个4通道的数据采集控制模块。系统的功能描述如下: 1.系统主时钟为100 MHz。 2.数据为16位-数据线上连续2次00FF后数据传输开始。 3.系统内部总线宽度为8位。 4.共有4个通道(ch1、ch2、ch3、ch4),每个通道配备100 Bytes的RAM,当存满数据后停止数据采集并且相应通道的状态位产生报警信号。 5.数据分为8位串行输出,输出时钟由外部数据读取电路给出。 6.具备显示模块驱动功能。由SEL信号设置显示的通道,DISPLAY
pingpangVHDL
- 据说是 vhdl的乒乓ram 代码 提供给大家做个参考吧 -It is said VHDL code of the ping-pong ram available to the U.S. to be a reference to it
ram
- a 16 by 4 ram is used for many applications as a basic component such as fifo and stack etc
FPGA-TWO-RAM
- 这样就可以在FPGA内实现双口RAM了-This can be achieved in the FPGA dual-port RAM
DP_RAM_lab
- 用SmartGen 生成一个2k*8 Dual Port RAM,并通过串口发送数据初始化RAM。然后通过串口返回到上位机的串口调试程序显示。-SmartGen generated using a 2k* 8 Dual Port RAM, and sending data through the serial port to initialize RAM. And back through the serial port to the PC serial port debugger displ
sj_work
- RAM控制的VHDL实现 真的很有用 -VHDL implementation of the RAM control true true useful useful
the_VHDL_programe_of_generate_RAM
- 一个产生RAM的VHDL代码,使用这个程序不需要调用系统的RAM,可以对这个代码进行适当的修改,以提高RAM的速度-the VHDL programe of generate RAM
75_RAM
- ram的硬件描述 使用VHDL语言 注释也十分详细 想要的赶紧下载吧-ram using VHDL hardware descr iption language is also very detailed notes quickly want to download it
ram
- ram的vhdl源代码在colloy实现-ram in the vhdl source code to achieve colloy
ram32b
- VHDL code for 32 byte RAM
stackfiles
- VHDL IP Stack: This IP stack for an FPGA is a complex design because of the number of layers and the complexity of each that is required. It is limited to 10Mb/s operation and is designed for a full duplex switched network. It implements the lower la
Ram_interface
- VHDL Ram interface which devaloped for 256K ram -VHDL Ram interface which devaloped for 256K ram
RAM
- 曾经做过一电子竞赛课题部分,硬件描述语言VHDL做数据存储器512位存储深度,-Competition has been a subject of electronic parts, hardware descr iption language VHDL do data memory storage depth of 512,
FIFORAM
- FIFO RAM 存储器以FIFO形式进行的读取-FIFO RAM
RAM
- 使用ISE的XST综合,综合结果使用了Block RAM,当然有时对于用到的容量很小的RAM,我们并不需要其使用Block RAM,那么只要稍微修改一下就可以综合成Distribute RAM-The use of ISE s XST synthesis, the combined result of the use of the Block RAM, it is our expectation. Of course, sometimes the capacity to use a very s
ram
- 用FPGA做的RAM,源码,调试通过,有工程-FPGA to do with RAM, source code, debugging through, there are works
ram
- 使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个RAM存储器。-The use of Altera' s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware descr iption language to achieve a RAM memory.